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Abstract—Although scanning capacitance microscopy (SCM) is
based on the MOS capacitance theory, the measurement frequency
is 915-MHz instead of 100 kHz to 1 MHz in conventional MOS ca-
pacitance–voltage measurement. At this high frequency, the reac-
tance of the probe tip-to-substrate capacitance can become smaller
than the series resistance of the substrate inversion layer, particu-
larly when the surface mobility is degraded. The response of the
oxide-silicon interface traps to SCM measurement is also different
due to the use of a 10-kHz signal to determine dC dV. In this
paper, we compare experimental and simulation data to demon-
strate the effects of interface traps and surface mobility degrada-
tion on SCM measurement. Implications on the treatment of SCM
data for accurate dopant profile extraction are also presented.
Index Terms—Dopant profile extraction, scanning capacitance
microscopy (SCM), semiconductor device modeling, simulation.
I. INTRODUCTION
THE INTERNATIONAL Technology Roadmap for Semi-conductors identifies quantitative two-dimensional (2-D)
and three dimensional (3-D) dopant profiling as being essential
for the advancement of future generations of the semiconductor
technology [1]. Currently scanning capacitance microscopy
(SCM) is a 2-D carrier and/or dopant concentration profiling
technique under development that utilizes the excellent spatial
resolution of scanning probe microscopy [2], [3]. It is based
on the MOS characteristics between the scanning probe and
the substrate and is regarded as having great potential for
quantitative 2-D dopant concentration profiling [3], [4].
While SCM has been successfully demonstrated for the
dopant profile extraction of uniformly doped substrates, it is
known that dopant profile extraction across a p-n junction from
SCM data presents significant difficulties [5]–[8]. The use of the
inverse modeling technique based on MOS capacitor physics
to extract the dopant profile [9], [10] has not been successful to
date due to the fact that many physical effects influencing the
experimental SCM data are not accounted for in the associated
forward modeling. The presence of a significant amount of
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interface traps at the oxide-silicon interface and degradation of
surface carrier mobility are two such effects, their influence on
dopant profile extraction have not been previously investigated.
In this paper, we compare experimental and simulation SCM
data to highlight the effect of interface traps and surface mobility
degradation. The interface traps will stretch the SCM
versus probe dc bias plot in a way similar to the stretching
of high-frequency capacitance-voltage (C–V) plots of MOS ca-
pacitor [11]. However, because the interface traps also do not
respond to the 10-kHz signal (see for example the frequency
response of MOS capacitors in [12]) used to sense in
SCM measurement, the magnitude of the measured at
any given surface potential in a sample with interface traps will
be the same as that of the sample if it is trap-free and held at
the same surface potential. This allows for the use of the unique
peak at the accumulation-to-depletion transition as an
invariant parameter for dopant profile extraction irrespective of
the presence or absence of interface traps in the experimental
sample. Surface mobility degradation can lead to high surface
layer resistance in series with the SCM probe-to-substrate ca-
pacitance in the vicinity of a p-n junction space charge region.
This will affect the magnitude of the measured by the
SCM instrumentation. By introducing surface mobility degra-
dation into the simulation we found that the of the SCM
data is least affected by mobility degradation when the surface
is in accumulation due to the high concentration of majority
carriers and hence a low substrate resistance in series with the
SCM probe-to-substrate capacitance. The results of our investi-
gation are used to justify a new approach to dopant profile ex-
traction from SCM measurement: the use, at each spatial point,
of the interface trap-independent peak accumulation-to-deple-
tion . This is in contrast to the current practice of mea-
suring at a fixed dc bias (for all spatial positions), which
is known to cause data ambiguity, such as contrast reversal [13],
[14].
II. EXPERIMENTAL AND SIMULATION
A DI 3000 nanoscope operating in SCM bias ramping mode
was used to capture as a function of dc bias at spatial in-
tervals of approximately 0.1 m across a 1-D silicon p -n junc-
tion formed by boron implantation into a n-type substrate uni-
formly doped at 3 cm . The SCM oxide is 8-nm-thick
obtained by low temperature oxidation in ozone. The dc bias,
0018-9383/04$20.00 © 2004 IEEE
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Fig. 1. Contour plot of experimental = as a function of dc bias V and
position x for a p -n junction SCM sample, with x = 0 set at the original
wafer surface. The second x-axis is the rescaled dc bias based on comparison
with simulated = data to account for interface traps and work function
difference effects (see Fig. 3 and text).
, is scanned to sweep the surface from accumulation to in-
version. The measurement setup for a SCM specimen sectioned
from the planar p -n junction is depicted by the inset in Fig. 1.
Fig. 1 is a contour plot of the experimental as a func-
tion of dc bias and position in the direction perpendicular to
the planar junction, with set at the original wafer sur-
face where boron implantation is introduced. The versus
data at each spatial position from the SCM instrumentation
has been normalized by the peak of the known n-type
substrate. Following Kopanski et al. [15], the junction is esti-
mated to be at m. As expected from MOS C–V theory,
shows positive and negative peaks in the n and p re-
gions respectively at the accumulation-to-depletion transition
of the surface. Within the space charge region (approximately
m m), shows both negative and posi-
tive peaks similar to what is observed in a low-frequency MOS
C–V curve but measured at 915-MHz, indicating both are accu-
mulation-to-depletion transitions. This arises from the fact that
holes and electrons are supplied as majority carriers from the
p-side at negative dc bias and from the n-side at a positive dc
bias respectively [8].
For simulation, the SCM probe tip was modeled with half
angle , probe radius nm and the SCM oxide
thickness nm, these parameters being the best description
of the actual SCM setup. The measurement is simulated using
the small-signal ac analyzer in SILVACO’s ATLAS 2-D device
simulator [16] to compute the small-signal probe-to-substrate
capacitance as a function of dc bias using an equivalent –
parallel circuit model similar to the detection process in SCM
measurement. The of the equivalent circuit accounts for the
effects of the resistance of the silicon surface which changes
with dc bias. From the computed C–Vdata, is obtained
by numerical differentiation. To study the mobility effect, two
mobility models were adopted: One with constant hole and
Fig. 2. (a) Effect of interface traps on the plots of SCM C–V a p-substrate
sample: Curve 1 with no interface traps and Curve 2 with interface traps. (b)
Expected SCM = versus dc bias plots for Curve 1 and 2 in Fig. 2(a) when
interface traps are not responding to the SCM V signal.
electron mobilities throughout the sample at 500 and 1000
cm V s , respectively; the other with both mobilities de-
graded to 1 cm V s over 0.1 m of the semiconductor near
the surface but otherwise constant as in the first model. In our
simulation the silicon–silicon dioxide interface is modeled as
being trap-free. This is based on the understanding of the nature
of SCM measurement. We will show in the next section
that the magnitude of the measured at a given surface
potential is not affected by interface traps.
III. EFFECT OF INTERFACE TRAPS ON SCM MEASUREMENT
In SCM measurement or more correctly is
measured by detecting the change in the capacitance , in
response to the ac signal, ( to 100 mV, 10 kHz), super-
imposed on the dc bias. At this frequency the interface traps do
not respond to the signal. The consequence is that the measured
can be expected to be the same for a trap-free sample,
as in our simulation, biased at the same surface potential. To
elaborate on this point, we show in Fig. 2(a) the theoretical high
frequency C–V curves for two p-substrate SCM samples with
the same substrate dopant and oxide thickness: Curve 1 is for
an interface trap-free sample and Curve 2 is for a sample with
interface traps. Curve 2 is stretched along the dc bias axis due to
the change in charge trapped in interface traps as the dc bias is
varied. High-frequencyC–V theory shows that Point A on Curve
1 and Point B on Curve 2 which have the same MOS capacitance
correspond to the same surface potential (but occurring at dif-
ferent dc bias). When the SCM 10 kHz sensing signal,
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, is applied to the two samples at Point A and B, respec-
tively, the interface traps in Curve 2 also do not respond to this
signal. Consequently, the signal induces the same change in sur-
face potential in the sample with interface traps and, hence, the
same change in capacitance, , as the trap-free sample by
following the dotted line passing through Point B and parallel
to Curve 1 (instead of following Curve 2, which leads to ).
The detected is therefore (at their respective
dc bias points) for both samples. i.e., the values of de-
tected in SCM measurement at a given surface potential are the
same for the two samples and equal to that of a trap-free case.
Thus for the purpose of comparing the magnitude of be-
tween experimental and simulation data at any specific surface
potential, it is not necessary to account for the interface traps
in the simulation. By applying the above consideration to other
points on the two curves in Fig. 2(a), it is shown that interface
traps will stretch the SCM versus dc bias plot for the
sample with interface traps as shown in Fig. 2(b).
To verify the effect of interface traps on SCM measure-
ment, we carried out a separate SCM measurement on
the polished surface of IC-grade uniformly doped wafers
( cm ). One sample uses production-grade
MOSFET nitrided gate oxide known to be effectively inter-
face trap free; the other has a typical SCM thermal oxide
which has high interface traps density. The two samples have
similar oxide thickness as determined by ellipsometry mea-
surement: nm nm for the nitrided oxide, and
nm nm for the SCM thermal oxide. The same
probe tip was used for both samples and the measurements
were performed before any significant probe wear occurred
and with identical instrument settings. The measurement was
carried out in an air conditioned room with constant relative
humidity and temperature (60% and 24 C). The dc bias sweep
rate for these samples was 2.4 . Fig. 3(a) shows the raw
versus dc bias plots for these samples: filled circles for
sample with industrial-grade nitrided gate oxide; open circles
for sample with SCM thermal oxide. The two plots show the
same Gaussian-like pulse shape expected from C–V theory. The
width of the SCM thermal oxide plot is however considerably
larger than that of the industrial-grade nitrided gate oxide. This
is a clear indication of the presence of interface traps in the
SCM thermal oxide as explained in the previous paragraph.
Analysis of theoretical C–V curves for uniformly doped sub-
strate shows that versus plot reaches a peak at ac-
cumulation-to-depletion transition ( flatband or zero surface
potential) and has a unique value for each dopant concentration.
Fig. 3(a) shows that the two samples have near to identical peak
. This verifies our earlier statement that in SCM measure-
ment at a given surface potential is not affected by the
presence of interface traps. The measured SCM peak is
therefore a unique (and easily identifiable) parameter for use in
SCM dopant concentration extraction. In a subsequent section
we investigate the use of this parameter for dopant concentration
extraction. With current SCM practice of measuring at a
fixed dc bias for dopant concentration extraction, the actual sur-
face potential, and, hence, also the measured , is depen-
dent on the interface trap density and distribution as well as the
semiconductor work function difference. This leads to what is
Fig. 3. (a) Raw experimental = versus dc bias plots of SCM samples on
uniformly doped p-type silicon with IC grade polished surface. Open circles:
sample with SCM thermal oxide. Filled circles: sample with industrial-grade
nitrided gate oxide. FWHM and FWHM are the full-width at half-maximum
of the SCM thermal oxide and the nitrided oxide, respectively. V is bias
change (measured from peak = point) needed in SCM thermal oxide
to change = to Point A at a known fraction of the peak = in the
presence of interface traps. (b) Same data as (a) but including voltage scaling
and shifting on the SCM thermal oxide sample. Open circles: sample with SCM
thermal oxide after voltage rescaling to account for interface trap effect; line
curve is SCM thermal oxide after voltage scaling plus shifting to account for
work function difference. Filled circles: sample with industrial-grade nitrided
gate oxide. V is the estimated bias change needed in a interface trap-free
sample to change = to the same level (shown as Point B) asV in (a) in
the presence of interface traps.
referred to as contrast reversal in SCM measurement [13], [14].
As an illustration, consider the two sets of experimental data in
Fig. 3(a): If the SCM fixed dc bias is chosen at V, the rel-
ative magnitude of the two measured at this bias would
indicate that the nitrided gate oxide sample has a lower dopant
concentration compared to the thermal oxide sample (although
two samples have the same dopant concentration), whereas if
the dc bias is chosen at V, the data would lead to
a conclusion that is the exact opposite. Use of peak will
eliminate this problem. The two samples in Fig. 3(a) have the
same peak and, hence, the same dopant concentration as
expected. For a p-n junction, the issue is more complex and we
will deal with this in Section IV.
To investigate further the stretching effect of interface traps,
we consider the full-width at half-maximum (FWHM) of the
versus dc bias plots of the two oxide samples, shown as
FWHM and FWHM in Fig. 3(a). The difference between the
two FWHMs arises from the extra voltage drop across the oxide
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Fig. 4. Normalized = versus dc bias for the uniformly doped n-type
substrate of Fig. 1. Filled circles are experimental data and line curve is
simulation data. Open circles are experimental data after voltage scaling and
shifting to account for interface trap effect and difference in work-function
difference. See text for scaling and shifting procedure.
due to the change in charge in the interface traps of the SCM
thermal oxide sample as it is scanned through the same band
bending as the trap-free nitrided gate oxide sample. Consider
point A on the SCM thermal oxide of Fig. 3(a), the change in
dc bias, (measured from the peak point) induces a
given change in surface potential (and hence a change in
also) and a change in charge in the interface traps. We convert
it to a smaller change in dc bias, , [see Point B in Fig. 3(b)]
required to produce the same change in surface potential (hence
same change in ) for the interface trap-free sample by the
approximate equation
FWHM
FWHM
This scaling assumes high and energy-wise uniformly dis-
tributed interface traps density and a linear relationship
between change in surface potential and the change in dc bias.
Applying this to the SCM thermal oxide data in Fig. 3(a)
produces an equivalent “trap-free” experimental versus
dc bias plot, shown as open circles in Fig. 3(b). This data agrees
with the trap-free nitrided gate oxide sample but is shifted along
the voltage axis by approximately 0.9 V. According to MOS
theory, the shift is the effect of trapped charge at flatband [17].
By subtracting this constant voltage from the trap-free curve,
we arrive at a scaled and shifted curve shown as a line curve
in Fig. 3(b), which agrees very well with the trap-free nitrided
gate oxide results.
To investigate the effect of interface traps in the experimental
SCM data in Fig. 1, we extracted the versus dc bias data
for the uniformly doped n-type substrate region of Fig. 1 and
compare it with the simulation data of a trap-free sample with
the same dopant concentration (simulation parameters are those
given in Section II and using the constant mobility model). This
is shown in Fig. 4, with filled circles for experimental and a line
for simulation. Each set of data is normalized to the respective
peak , which despite of the difference in units in the raw
data are the same physical quantity characteristic of the known
substrate dopant concentration as discussed earlier. The experi-
mental data shows larger FWHM than the simulated curve due
Fig. 5. (a) Contour plot of simulated = as a function of dc bias V and
position for a p -n junction using the constant mobility model. (b) Assumed
dopant profile of the p -n junction used in simulation of (a).
to the presence of interface traps similar to what is observed in
the SCM thermal oxide of Fig. 3(a). Applying the same bias
voltage scaling and shifting procedure described above on the
experimental data, we arrived at an equivalent “trap-free” data
shown as open circles in Fig. 4. The results agree well with the
trap-free simulation within the FWHM. The same bias scaling
and shift used in Fig. 4 is next applied to the data in Fig. 1 and we
arrive at a “scaled ” axis (representing a “trap-free” sample).
It is seen that sweeping the experimental dc bias from V
to V for this sample is equivalent to sweeping an interface
trap-free surface from V to V. We will be using this
new scale to compare Fig. 1 with simulated trap-free p-n junc-
tion data subsequently.
IV. EFFECT OF MOBILITY DEGRADATION SEEN THROUGH
p -N JUNCTION DATA
Fig. 5(a) shows the simulation result using constant mobility
for a p -n junction with an assumed dopant profile shown in
Fig. 5(b). While generally behaves in the same way as
the experimental plot in Fig. 1, there are several differences. In
the space charge region, instead of the rounded and smooth con-
tour lines and low (comparatively) positive and negative peak
of Fig. 1, the simulation show high positive and
negative peak in the form of sharp “tails” extending to
positive ( V V) and negative dc bias ( V
V) respectively. This is also seen in simulations by
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Fig. 6. Contour plot of simulated = as a function of dc bias V and
position for a p -n junction using the degraded surface mobility model (see
text for mobility model). Assumed profile is the same as Fig. 4(b).
Kleiman et al. [6]. Examination of the simulated C–V data show
that these tails correspond to high in depletion-to-inver-
sion transition similar to what is seen in low frequency MOS
C–V curves. However for SCM measurement over the junction
space charge region, the inversion carriers, instead of being gen-
erated locally, are supplied from across the junction at the semi-
conductor surface in response to the 915-MHz signal. We ob-
served the same effect with a range of different assumed junc-
tion dopant profiles. It is also relevant to add here that we also
observed similar high positive and negative peak “tails”
in 3-D simulation of a conical probe over the p-n junction indi-
cating that these tails are not artifacts of 2-D simulation.
We attribute the observed difference between Figs. 1 and
5(a) to the behavior of the inversion carriers in the exper-
imental sample in that inversion carriers, although present
at the quasi-static concentration determined by the dc bias,
are not responding to the 915-MHz signal as predicted by
the above simulation. At this frequency, the reactance of the
probe-to-substrate capacitance is significantly smaller than that
seen in conventional 1 MHz C–V measurement; the relative
magnitudes of various components of capacitance reactance
and the resistance associated with the semiconductor surface
need to be taken into consideration. It is known that carrier
mobility near the semiconductor surface is lower than the bulk
value, and more so for the SCM oxide-silicon interface, which
can be expected to be high in various forms of crystal defects
and in interface trap density. This is particularly important for
inversion layer carrier transport for SCM measurement over
the junction space charge region: These carriers have to travel
parallel and close to the semiconductor surface. To investigate
the effect of mobility degradation on SCM measurement, we
repeated the simulation of Fig. 5(a) with the degraded mobility
model described in Section II. The model is only used to study
mobility degradation effect without implying that it is the actual
mobility in the measured sample.
Fig. 6 shows the simulation result of the degraded mobility
model for the same assumed profile in Fig. 5(b). It is clear from
this figure that the long tails of high in the space charge
Fig. 7. = as a function of dc bias, V extracted from Figs. 1, 5(a), and
6. (a) In the neutral n- substrate (x = 3:2 m). (b) In the neutral p implanted
layer (x = 0:9 m). (c) Near the p-n junction (x = 1:8 m).
region seen in Fig. 5(a) corresponding to depletion-to-inversion
transition are absent. While the assumed profile is not meant
to be representing the actual profile of the experimental sample
of Fig. 1, better qualitative agreement between Figs. 1 and 6
would indicate that mobility degradation has to be taken into
consideration for accurate interpretation of experimental SCM
image of p-n junctions.
The effect of mobility degradation simulated in Fig. 6 is an-
alyzed by comparing with simulation without mobility degra-
dation, Fig. 5(a), and experimental results, Fig. 1, where mo-
bility degradation is presumably present. In Fig. 7 we extracted
from the three contour plots the normalized versus dc
bias plots for three spatial positions: the bulk n-substrate, the
surface p implanted layer, and near the junction.
In the n-substrate, Fig. 7(a), where the peak is set to
1 as the normalizing factor, the three curves agree well. For the
experimental curve this is due to the scaling and shifting ap-
plied. The two simulation curves are near identical despite of
the difference in the mobility models used. This is because in
this region, the SCM signal current flows mostly in the vertical
direction, similar to a MOS capacitor. Under this condition, the
series resistance contributed by surface mobility degradation in
the thin surface layer is small compared to the reactance of the
capacitance and the SCM becomes independent of mo-
bility degradation. For the p region shown in Fig. 7(b), the
two simulation peaks based on the same dopant concentration
are identical as expected. Here, the dopant concentration used in
simulation has not been chosen to match computed peak
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Fig. 8. Lumped-element circuit model of SCM measurement with probe
tip located at the junction and dc bias inducing accumulation on the n-side
and inversion on the p-side. See text for the description of individual circuit
elements.
to corresponding measured value accurately. It is also seen that
the scaling and shifting of the measurement data determined
from the n-side of the junction is not exactly correct. We at-
tribute this to the difference in work-function and bandgap, and
hence, the amount of interface traps being swept by the gate bias
between the n and the p sides. We will subsequently propose
that only the matching of the simulation and measurement peak
values be used for dopant profile extraction, the error in
scaling shown here is not important, in fact scaling needs not be
done at all.
The data for the junction space charge region in Fig. 7(c)
shows that the positive peak for both simulations oc-
curs at bias beyond 3 V, giving the separation between the pos-
itive and negative peaks greater than 3.4 V. The experimental
data has the positive and negative peak separated by
only 1.1 V, indicating that the scaling and shifting applied to
the experimental data is too large. This again is due to changes
in work-function difference and the bandgap being swept. In
this case the dopant concentration is low and the band bending
needed to go from negative peak to positive peak
is smaller than that needed in the n-type substrate. The amount
of interface traps need to be accounted for is smaller and the ac-
tual scaling needed is accordingly smaller.
It is also noted that degrading surface mobility reduces the
values of these peaks as described previously. This is under-
stood using Fig. 8, which depicts a SCM probe positioned at
the junction, and has a positive dc bias applied with respect to
the substrate to induce inversion on the p-side and accumula-
tion on the n-side. A lumped small-signal equivalent circuit of
the structure is superimposed on the schematic structure. It con-
sists of three capacitances: , corresponding to the oxide ca-
pacitance between the probe tip and the substrate immediately
below the probe; , the fringing capacitance between the side
of the probe and the accumulated n-side and , the fringing
capacitance between the side of the probe and the inverted layer
on the p-side. Because of the small probe tip diameter, is
small and and become a significant fraction of the total
capacitance. , and are the resistances through which
the capacitances are coupled to the substrate contact. is the
resistance of the n-type substrate and is typically small, is the
resistance of the accumulated n-type surface, this too is small,
is the resistance of the n-type inverted surface over the p-type
region, this could have very high resistance particularly when
the surface mobility is low. At 915-MHz, would then
be small compared to . The consequence is that the inver-
sion capacitance cannot be detected and hence also.
This then implies that the positive peak corresponding to
the inversion capacitance is not seen in the SCM data. The
other two capacitances are coupled only through and and
have no problem of being detected. To verify this point through
simulation, we repeated the simulation with degraded mobility
but with the 915-MHz capacitance sensing signal reduced to 1
MHz such that is now large compared to . The SCM
contour plot (not shown here) obtained is similar to that
of Fig. 5(a) where uniform high mobility is used, confirming
that the peak due to inversion capacitance is again
detected. This simulation demonstration together with the es-
tablished fact of surface mobility degradation is a verification
of the effect of surface mobility degradation on SCM
contours. To the best of our knowledge, mobility degradation is
the only known physics reported to date which can account for
observed difference between SCM simulation and measurement
of p-n junctions.
It is clear that a good mobility degradation model is required
for accurate extraction of dopant profile from experimental
SCM data or even just to obtain close agreement between
experimental and simulation SCM images. Unfortunately, no
such model is available. For the purpose of dopant profile
extraction through inverse modeling of SCM measurement,
it is therefore necessary to select experimental SCM data in
the accumulated surface which is least dependent on carrier
mobility and to avoid the inverted surface where our simulation
shows that the mobility effect is dominant. This is discussed in
the next section.
V. PROPOSAL FOR JUNCTION DOPANT PROFILE EXTRACTION
For the purposes of dopant profile extraction, we now propose
the use of the accumulation-to-depletion peak , in which
the resistances ( and in Fig. 8) involved are known to be
small so that the measured is least affected by the actual
mobility. This has the added advantage that as a maximum point,
it is easily identified from experimental versus dc bias
data. Of course, as we have verified in Section III, this peak
value is also not affected by the presence of interface traps. As
we are now targeting only a single point on the experimental
versus dc bias plot, the scaling and shifting described
previously is not required.
Following the above suggestion, we plotted in Fig. 9 the pos-
itive and negative peak as a function of position for the
experimental p-n junction data in Fig. 1 and that from the two
sets of simulation data in Figs. 5(a) and 6. At and across the
junction space charge region, the high mobility model shows
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Fig. 9. Comparison of normalized peak = versus position plots for p -n
junction: experimental data from Fig. 1, constant mobility model from Fig. 5(a)
and degraded surface mobility model from Fig. 6.
the high peaks mentioned before. For the degraded mo-
bility model the peaks are much reduced due to the high of
Fig. 8. Outside the space charge region, the two mobility models
produce nearly identical results as both models lead to high-fre-
quency C–V curves. While the assumed dopant profile is not
meant to be representing that in the experimental sample, it is
clear that the experimental curve resembles more closely the
characteristics of the low surface mobility model.
Assuming that there is no or minimal contributions from the
depletion-inversion transition in actual measurement, we should
be able to perform junction dopant profile extraction by using
low surface mobility simulation (so that the only simulation ca-
pacitance is from majority carriers in an accumulated surface)
and adjusting the assumed dopant type and concentration at each
spatial point to match the simulated accumulation-to-depletion
peak versus position plot to the corresponding experi-
mental plot. The actual low mobility model to be used is not crit-
ical as it does not significantly affect the accumulation-to-deple-
tion peak (due to the low values of and of Fig. 8).
This approach to dopant profile extraction is currently being in-
vestigated.
The experimental results in Fig. 9 show a spatial region with
both positive and negative peak that is significantly wider
than those seen with either sets of simulation results. We at-
tribute the extended peaks to the increase in inversion layer re-
sponse (i.e., positive peaks in the p-side and negative peaks in
the n-side) over the comparatively lightly-doped material near
the junction due to surface mobile charges around the probe
(similar to what was reported in MOS capacitors [18]) and/or
photo-generated electron-hole pairs coming from the scanning
probe laser being reflected from the SCM chamber walls. Both
these processes cannot be accurately quantified in simulation.
The use of accumulation-to-depletion peak , which is less
affected by mobile charge and photogeneration, should mini-
mize the influence of these two processes on the profile ex-
tracted.
VI. CONCLUSION
We presented a comparison of experimental SCM measure-
ment and simulation SCM measurement to study the effects of
oxide-silicon interface traps and mobility degradation. Based on
theoretical consideration and experiment we have shown that
the presence of interface traps does not affect the peak value
of the measured data at the accumulation-to-depletion
transition of the semiconductor surface. By accounting for the
stretching effect of interface traps on the experimental dc bias,
we have shown how the stretching effect can be accounted for
by voltage scale rescaling. By modeling surface mobility degra-
dation, we obtained better agreement between simulation and
measured SCM data. This arises mainly because of the high re-
sistance (compared to the reactance of the SCM probe-to-semi-
conductor surface capacitance) of an inverted surface due to
mobility degradation. As mobility degradation cannot be easily
quantified in practice, we propose that for junction dopant pro-
file extraction by inverse modeling of SCM measurement, com-
parison between simulation and experimental SCM data
be confined to dc bias at which the contribution is from the
accumulated side of the surface where high majority carrier
concentration reduces the effect of mobility degradation to the
minimum. For simplicity, we propose that at each spatial posi-
tion, a single experimental data corresponding to the accumu-
lation-to-depletion transition peak be used as the target
parameter to be matched by simulation. At this point effects of
both interface traps and mobility degradation are minimized.
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